|
|
@ -295,7 +295,7 @@ class RV32I(InstructionSet):
|
|
|
|
|
|
|
|
|
|
|
|
def instruction_sbreak(self, ins: 'Instruction'):
|
|
|
|
def instruction_sbreak(self, ins: 'Instruction'):
|
|
|
|
ASSERT_LEN(ins.args, 0)
|
|
|
|
ASSERT_LEN(ins.args, 0)
|
|
|
|
|
|
|
|
if self.cpu.conf.debug_instruction:
|
|
|
|
print(FMT_DEBUG + "Debug instruction encountered at 0x{:08X}".format(self.pc - 1) + FMT_NONE)
|
|
|
|
print(FMT_DEBUG + "Debug instruction encountered at 0x{:08X}".format(self.pc - 1) + FMT_NONE)
|
|
|
|
raise LaunchDebuggerException()
|
|
|
|
raise LaunchDebuggerException()
|
|
|
|
|
|
|
|
|
|
|
|