anton/riscemu
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

created a better output for reads/writes outside of known regions

Browse Source
This commit is contained in:
Anton Lydike 2022-02-11 20:29:11 +01:00
parent 185ae8b94e
commit 3d2619c258
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
riscemu/MMU.py
View File

@ -7,7 +7,7 @@ SPDX-License-Identifier: MIT
from typing import Dict, List, Optional
from .colors import *
from .exceptions import InvalidAllocationException
from .exceptions import InvalidAllocationException, MemoryAccessException
from .helpers import align_addr, int_from_bytes
from .types import Instruction, MemorySection, MemoryFlags, T_AbsoluteAddress, \
Program
@ -97,7 +97,7 @@ class MMU:
sec = self.get_sec_containing(addr)
if sec is None:
print(FMT_MEM + "[MMU] Trying to read data form invalid region at 0x{:x}! ".format(addr) + FMT_NONE)
raise RuntimeError("Reading from uninitialized memory region!")
raise MemoryAccessException("region is non-initialized!", addr, size, 'read')
return sec.read(addr - sec.base, size)
def write(self, addr: int, size: int, data):
@ -111,7 +111,7 @@ class MMU:
sec = self.get_sec_containing(addr)
if sec is None:
print(FMT_MEM + '[MMU] Invalid write into non-initialized region at 0x{:08X}'.format(addr) + FMT_NONE)
raise RuntimeError("No write pls")
raise MemoryAccessException("region is non-initialized!", addr, size, 'write')
return sec.write(addr - sec.base, size, data)